Serial Peripheral Interface-Master Universal Verification Component using UVM

Abstract

System level verification with scalable and reusable components provides a solution for current complex SOC verification. UVM class library provides the building blocks needed to quickly develop reusable and well constructed verification components. In this work, a verification environment using UVM is developed for SPI-Master. SPI protocol is commonly used for communication in Integrated Circuits.