IEEE Transactions on Very Large Scale Integration (VLSI) Systems · 2017 · 33 citations · 11 references
ComputingComputer EngineeringComputer ScienceComputer SecurityCryptographyHardware SecurityHardware Security VerificationSecure System DesignSide-channel AnalysisSide-channel AttacksBlock Cipher DesignCombined Side-channel AttacksFault Attack ResistanceFault-based AttacksInformation Leakage DetectionResource Overhead AnalysisSide-channel CountermeasuresSide-channel Resistance
In this paper, we present and evaluate a hardware implementation of the PRESENT block cipher secured against both side-channel analysis and fault attacks (FAs). The side-channel security is provided by the first-order threshold implementation masking scheme of the serialized PRESENT proposed by Poschmann et al. For the FA resistance, we employ the Private Circuits II countermeasure presented by Ishai et al. at Eurocrypt 2006, which we tailor to resist arbitrary 1-bit faults. We perform a side-channel evaluation using the state-of-the-art leakage detection tests, quantify the resource overhead of the Private Circuits II countermeasure, subdue the implementation to established differential FAs against the PRESENT block cipher, and contemplate on the structural resistance of the countermeasure. This paper provides the detailed instructions on how to successfully achieve a secure Private Circuits II implementation for the data path as well as the control logic.
11
Side-Channel Resistant Crypto for Less than 2,300 GE
Axel Pöschmann, Amir Moradi, Khoongming Khoo et al. · Journal of Cryptology · 2010 · 196 citations · Full text
Countermeasures Against Branch Target Buffer Attacks
Giovanni Agosta, Luca Breveglieri, Gerardo Pelosi et al. · 2007 · 99 citations
Threshold implementations of small S-boxes
Begül Bilgin, Svetla Nikova⋆, Ventzislav Nikov et al. · Cryptography and Communications · 2014 · 59 citations · Full text