Publication | Closed Access
Optimizing NAND flash-based SSDs via retention relaxation
132
Citations
25
References
2012
Year
Unknown Venue
Storage PerformanceEngineeringSsd PerformanceComputer Data StorageComputational StorageComputer ArchitectureRetention RelaxationHardware SystemsSsd Storage SystemStorage SystemsComputing SystemsMemory DevicesParallel ComputingData ManagementReliable Storage SystemSolid State DevicesFlash MemoryComputer EngineeringComputer ScienceMicroelectronicsMemory Reliability
NAND Flash scaling reduces raw reliability, leading to longer write latencies and complex ECCs that degrade SSD performance, while the required 1‑10‑year retention guarantees far exceed the hours‑to‑days data overwrite patterns seen in datacenter workloads. The study aims to improve SSD performance by exploiting retention relaxation, enabling data to be written at varied latencies or protected by different ECC codes while maintaining reliability. The authors propose a system design that permits data to be written at different latencies or protected by varying ECC codes without compromising reliability. Simulation results show that write speed optimization yields a 1.8–5.7× reduction in response time, and retention relaxation offers both performance and cost advantages for future SSD ECC architectures.
As NAND Flash technology continues to scale down and more bits are stored in a cell, the raw reliability of NAND Flash memories degrades inevitably. To meet the retention capability required for a reliable storage system, we see a trend of longer write latency and more complex ECCs employed in an SSD storage system. These greatly impact the performance of future SSDs. In this paper, we present the first work to improve SSD performance via retention relaxation. NAND Flash is typically required to retain data for 1 to 10 years according to industrial standards. However, we observe that many data are over-written in hours or days in several popular workloads in datacenters. The gap between the specification guarantee and actual programs' needs can be exploited to improve write speed or ECCs' cost and performance. To exploit this opportunity, we propose a system design that allows data to be written in various latencies or protected by different ECC codes without hampering reliability. Simulation results show that via write speed optimization, we can achieve 1:8-5:7× write response time speedup. We also show that for future SSDs, retention relaxation can bring both performance and cost benefits to the ECC architecture.
| Year | Citations | |
|---|---|---|
Page 1
Page 1