Implementation of precise interrupts in pipelined processors

Abstract

An imerrupl Is precise if the saved process state corresponds with the sequcnnal model of program execution where one insrruction completes before the next begins. In a pipclined processor. precise intcrrums are diffcuh IO achmve baause an insrrucuon may be inirirmd before us predecessors have been completed.