IEEE Journal of Solid-State Circuits · 2006 · 13 citations · 9 references
EngineeringElectrical EngineeringAnalog ElectronicsLow-power DesignMicroelectronicsCmos Circuit DesignIntegrated Circuit DesignMixed-signal Integrated Circuit DesignRadio-frequency Integrated CircuitsTiming AnalysisUltra-wideband CommunicationCarrier FrequenciesClock GenerationClock Generation CircuitsClock Network Power ReductionInductorsSettlingSettling Time
A Miller-divider-based clock generator is proposed for Multi-Band OFDM Alliance (MBOA) ultrawideband (UWB) application. Employing closed-loop operation, the clock generator can produce three different carrier frequencies with negligible in-band spurs. The settling time of the proposed clock generator is analyzed based on a linear feedback system. A transistor sizing optimization technique for active inductors with a current-reusing technique is used to achieve low-power operation and area saving. Fabricated in a 0.18-/spl mu/m technology, the clock generator achieves less than 9.5-ns settling time while dissipating less than 47 mW from a 1.8-V power supply.
9
VHF CMOS integrated active inductor
A. Thanachayanont, A.J. Payne · Electronics Letters · 1996 · 179 citations