EngineeringComputer EngineeringComputer ScienceComputer ArchitectureEmbedded SystemsField-programmable Gate ArraysConfigurable Logic BlocksField-programmable Gate Array ArchitectureFpga ArchitectureHardware AccelerationProgrammable Logic DevicesReconfigurable System ArchitectureExecution UnitsProcessor ArchitectureReconfigurable ArchitecturesReconfigurable Computing ArchitecturesReconfigurable Hardware ArchitectureReconfigurable Logic ArchitectureReconfigurable Logic BlocksReconfigurable Processor Architectures
This paper describes a processor architecture called OneChip, which combines a fixed-logic processor core with reconfigurable logic resources. Using the programmable components of this the performance of speed-critical can be improved by customizing OneChip's execution units, or flexibility can be added to the glue logic interfaces of embedded controller applications. OneChip eliminates the shortcomings of other custom compute machines by tightly integrating its reconfigurable resources into a MIPS-like processor. Speedups of close to 50 over strict software implementations on a MIPS R4400 are achievable for computing the DCT.
22
JPEG: Still image data compression standard
I. Sebestyén · Computer Standards & Interfaces · 1993 · 1.8K citations
A dynamic instruction set computer
Michael Wirthlin, Brad Hutchings · 2002 · 306 citations