Concepedia

Abstract

Applying a design methodology based on an interconnect architecture characterized by pervasive use of diagonal wiring to a 128 b RISC processor core design results in 19.8 % path delay reduction and 10 % area reduction, compared to the conventional orthogonal interconnect architecture.