Digital vision chips and high-speed vision systems

Abstract

Conventional image processing has a critical limit of frame rate derived from serial transmission of the video signal. In order to overcome the limit, fully parallel processing architecture without scanning has been proposed. In this paper, vision chips with digital circuits and high speed application systems developed in our laboratory are described.

References

Page 1

	Year	Citations
1 ms column parallel vision system and its application of high speed target tracking Yoshihiro Nakabo, Masatoshi Ishikawa, Haruyoshi Toyoda, Event CameraEngineeringVideo ProcessingImage AnalysisSystems Engineering	2002	144
Target tracking algorithm for 1 ms visual feedback system using massively parallel processing Idaku Ishii, Yoshihiro Nakabo, Masatoshi Ishikawa Event CameraMachine VisionImage AnalysisEngineeringTracking System	2002	134
VLSI implementation of a focal plane image processor-a realization of the near-sensor image processing concept J.-E. Eklund, C. Svensson, Anders Åström IEEE Transactions on Very Large Scale Integration (VLSI) Systems Histogram EqualizationEvent CameraImage SensorImage AnalysisEngineering	1996	128
A CMOS vision chip with SIMD processing element array for 1 ms image processing Masatoshi Ishikawa, K. Ogawa, Takashi Komuro, Event CameraEngineeringCmos Vision ChipComputer ArchitectureImage Sensor	2003	116
A programmable artificial retina Thierry Bernard, Bertrand Zavidovique, F. Devos IEEE Journal of Solid-State Circuits EngineeringVlsi DesignProgrammable Artificial RetinaComputer ArchitectureBiomedical Engineering	1993	105
Integrated sensor and range-finding analog signal processor A. Gruss, L.R. Carley, Takeo Kanade IEEE Journal of Solid-State Circuits EngineeringAnalog DesignSensor InterfaceIntegrated CircuitsPhotoelectric Sensor	1991	89
1-ms sensory-motor fusion system Akio Namiki, Yoshihiro Nakabo, Idaku Ishii, IEEE/ASME Transactions on Mechatronics Robotic SystemsEngineeringField RoboticsMotor ControlObject Manipulation	2000	54
Vision chip architecture using general-purpose processing elements for 1 ms vision system Takashi Komuro, Idaku Ishii, Masatoshi Ishikawa Event CameraEngineeringField RoboticsGeneral-purpose Processing ElementsComputer Architecture	2002	53
High Speed Vision System Using Massively Parallel Processing Masatoshi Ishikawa, Akira Morita, Nobuo Takayanagi EngineeringComputer ArchitectureReal-time Image AnalysisLow-level VisionImage Analysis	2005	51
The MIT Vision Chip Project: analog VLSI systems for fast image acquisition and early vision processing John L. Wyatt, David L. Standley, Wenxing Yang Event CameraEngineeringFast ImagerImage SensorLow-level Vision	2002	36

Page 1