IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing · 2003 · 50 citations · 12 references
EngineeringComputer EngineeringElectrical EngineeringAnalog ElectronicsMicroelectronicsPerformance MeasurementClock ManagementClock SynchronizationDigital Signal ProcessingJitter AnalysisMixed-signal Integrated Circuit DesignTiming AnalysisBandwidthBehavioral SimulationClock Data RecoveryClock RecoveryInput NoiseJitterLoop DynamicsLoop Gain
Bang-bang controlled clock-recovery is widely used in serial link applications as it offers ideal matching between the timing and data samplers and is amenable to fast digital implementation. However, the bang-bang phase detection discards the magnitude information of the timing error and results in inconsistent loop dynamics that vary with the input-noise characteristics. This paper analyzes the jitter-dependent behavior of the tracked oversampling clock-recovery loop, by introducing the concept of effective phase detector gain. Three methods to stabilize the loop bandwidth against jitter variation are described and compared: adapting the loop gain, increasing the oversampling ratio, and adjusting the sampling points. The analyses are then verified with the jitter transfer characteristics obtained from time-step behavioral simulation.
12
Clock recovery from random binary signals
John Alexander · Electronics Letters · 1975 · 309 citations
Engineering, Computer Engineering, Electrical Engineering +16
A self correcting clock recovery curcuit
C. Hogge · Journal of Lightwave Technology · 1985 · 251 citations
Engineering, Computer Engineering, Electrical Engineering +13
OC-192 transmitter and receiver in standard 0.18-μm CMOS
Jiji Cao, M. Green, Afshin Momtaz et al. · IEEE Journal of Solid-State Circuits · 2002 · 108 citations
Engineering, Computer Engineering, Electrical Engineering +17
A 1.0625 Gbps transceiver with 2x-oversampling and transmit signal pre-emphasis
A. Fiedler, R. Mactaggart, J. Welch et al. · 2002 · 98 citations