Publication | Closed Access
A highly manufacturable integration technology of 20nm generation 64Gb multi-level NAND flash memory
13
Citations
0
References
2011
Year
Unknown Venue
Non-volatile MemoryElectrical EngineeringEngineeringMicrofabricationNanoelectronicsFlash MemoryApplied PhysicsDesign RuleComputer EngineeringComputer ArchitectureArf Immersion LithographySpacer Patterning TechnologyMemory DeviceGeneration 64GbSemiconductor MemoryElectronic PackagingMicroelectronicsManufacturable Integration Technology
Multi-level NAND flash memories with a 20nm design rule have been successfully developed for the first time. A 20nm rule wordline (WL) and bitline (BL) direction have been realized by Spacer Patterning Technology (SPT) of ArF immersion lithography. Key integration technologies include WL airgap with separate gate etch process and optimized control gate (CG) poly deposition process. In addition, many physical and electrical challenges are successfully demonstrated to overcome scaling limit of 20nm technology.