Limits to binary logic switch scaling-a gedanken model

V.V. Zhirnov, Ralph K. Cavin, J.A. Hutchby, George I. Bourianoff

Proceedings of the IEEE · 2003 · 481 citations · 7 references

Concepts

Abstract

In this paper we consider device scaling and speed limitations on irreversible von Neumann computing that are derived from the requirement of "least energy computation." We consider computational systems whose material realizations utilize electrons and energy barriers to represent and manipulate their binary representations of state.

References

7