2005 · 35 citations · 10 references
EngineeringComputer EngineeringComputer ScienceComputer ArchitectureField-programmable Gate ArraysReconfigurable ComputingConfigurable Logic BlocksField-programmable Gate Array ArchitectureFpga ArchitectureRoutingRouting ArchitectureVery-large-scale Integration LayoutArea-efficient Logic Block DesignChannel Width ConstraintsClustered Logic Block ArchitectureLogic Block DesignLogic Block Placement StrategiesLogic OptimizationPlacement AlgorithmsRouting In Field-programmable Gate Arrays
In this paper we present a system level technique for mapping large, multiple-IP-block designs to channel-width constrained FPGAs. Most FPGA clustering tools [2, 3, 11] aim to reduce the amount of inter-cluster connections, hence reducing channel width needs. However, if this exceeds the FPGA's channel width (a hard constraint), then the circuit still cannot be routed. Previous work [11, 12] depopulates logic clusters (CLBs) to reduce channel width. By depopulating non-uniformly, i.e. depopulate more in hard-to-route regions, we show a graceful trade-off between channel width and CLB count. This makes it possible to target specific channel-width constraints during clustering with minimal CLB inflation. Results show channel width decreases of up to 20% with a 5% increase in area. Further decreases of nearly 50% are possible at 3.3 times the original area. Despite the area increase, this technique creates routable solutions from otherwise-unroutable circuits.
10
The Stratix II logic and routing architecture
David Lewis, Elias Ahmed, Gregg Baeckler et al. · 2005 · 219 citations