Very high-speed sigma-delta fractional-N synthesiser

Abstract

A new method for implementing a sigma-delta fractional-N synthesiser is described. Results demonstrate that a substantial improvement in performance is possible and that the synthesiser is capable of meeting the digital cellular system (DCS) base station specification.