Publication | Closed Access

Front- to back-side overlay optimization after wafer bonding for 3D integration

3D Ic ArchitectureWafer Scale ProcessingEngineeringBack-side Overlay OptimizationAdvanced Packaging (Semiconductors)Applied PhysicsComputer Engineering3D IntegrationChip AttachmentComputer-aided DesignElectronic PackagingWafer BondingMicroelectronics3D Printing