A generalized modular redundancy scheme for enhancing fault tolerance of combinational circuits

SIS : A System for Sequential Circuit Synthesis

Ellen Sentovich · 1992 · 1.9K citations

Engineering, Computer Engineering, Computer Science +17

Fault-tolerant techniques for nanocomputers

Konstantin Nikolić, A Sadek, M Forshaw · Nanotechnology · 2002 · 188 citations

Engineering, Computer Engineering, Computer Science +17

Toward Hardware-Redundant, Fault-Tolerant Logic for Nanoelectronics

Jie Han, Jianbo Gao, Yan Qi et al. · IEEE Design & Test of Computers · 2005 · 136 citations

Engineering, Computer Science, Electrical Engineering +17

Partial error masking to reduce soft error failure rate in logic circuits

Kartik Mohanram, Nur A. Touba · 2004 · 97 citations

Engineering, Computer Engineering, Computer Science +15

Defect-tolerant <i>N</i> ² -transistor structure for reliable nanoelectronic designs

Aiman H. El‐Maleh, Bashir M. Al‐Hashimi, Aissa Melouki et al. · IET Computers & Digital Techniques · 2009 · 47 citations

Engineering, Computer Engineering, Electrical Engineering +14