Publication | Closed Access
1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times
59
Citations
0
References
2012
Year
Unknown Venue
Non-volatile MemoryEngineeringMemory DesignEmerging Memory TechnologyComputer ArchitectureMtj ProcessesComputer MemoryMemory DeviceMemory DevicesElectrical EngineeringSynchronous DesignComputer EngineeringEmbedded MemoriesMicroelectronicsWord LineMemory ArchitectureMacro Size4T-2mtj Nonvolatile Stt-ramSemiconductor MemoryWake-up/power-off Times
A 1Mb nonvolatile STT-RAM using the 4T-2MTJ cell is designed and fabricated using 90nm CMOS and MTJ processes. 32 cells along a word line (WL) are simultaneously power-gated with quick wake-up/power-off times of 1.0ns/200ps, respectively, to reduce operation power and to eliminate standby power of the chip. The cell is experimentally shown to retain data with static noise margin (SNM) 0.32V under V <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">dd</sub> =1V. The 1Mb chip with 2.19μm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> cell is successfully operated with array access time of 8ns and read power of 10.7mW under 10ns cycle. The macro size of 1Mb STT-RAM is predicted to become smaller than the 1Mb 6T-SRAM in 45nm and beyond.