Concepedia

Publication | Closed Access

A 32×32 50ps resolution 10 bit time to digital converter array in 130nm CMOS for time correlated imaging

112

Citations

9

References

2009

Year

Abstract

We report the design and characterisation of a 32times32 time to digital (TDC) converter plus single photon avalanche diode (SPAD) pixel array implemented in a 130 nm imaging process. Based on a gated ring oscillator approach, the 10 bit, 50 mum pitch TDC array exhibits a minimum time resolution of 50 ps, with accuracy of plusmn0.5 LSB DNL and 2.4 LSB INL. Process, voltage and temperature compensation (PVT) is achieved by locking the array to a stable external clock. The resulting time correlated pixel array is a viable candidate for single photon counting (TCSPC) applications such as fluorescent lifetime imaging microscopy (FLIM), nuclear or 3D imaging and permits scaling to larger array formats.

References

YearCitations

2000

671

1984

514

2008

451

1968

169

2004

131

2007

111

2004

60

2007

54

2007

23

Page 1