Publication | Closed Access

Simulation study on effect of drain underlap in gate-all-around tunneling field-effect transistors

Device ModelingElectrical EngineeringEngineeringField-effect TransistorsNanoelectronicsStress-induced Leakage CurrentBias Temperature InstabilitySimulation StudyMicroelectronicsSemiconductor Device