2000 · 223 citations · 18 references
EngineeringComputer EngineeringComputer ScienceCompilersComputer ArchitectureReconfigurable ComputingControl-flow AnalysisData-flow AnalysisDataflow ModelingHigh-level SynthesisInstruction Set ArchitectureArchitectural SynthesisBitwidth OptimizationCompiler-driven Power ReductionDataflow GraphsInvariantsLoop AnalysisProcessor ArchitectureReconfigurable Architectures
The paper presents Bitwise, a compiler that reduces the bitwidth of operands for integers and pointers. Bitwise propagates static information through the program dataflow graph and applies loop analysis to automatically infer operand bitwidths, eliminating the need for programmer-specified invariants. Bitwidth reductions are abundant in modern multimedia and streaming workloads, and on architectures supporting sub‑word types, they can reduce power consumption and improve performance.
This paper introduces Bitwise, a compiler that minimizes the bitwidth the number of bits used to represent each operand for both integers and pointers in a program. By propagating 70 static information both forward and backward in the program dataflow graph, Bitwise frees the programmer from declaring bitwidth invariants in cases where the compiler can determine bitwidths automatically. Because loop instructions comprise the bulk of dynamically executed instructions, Bitwise incorporates sophisticated loop analysis techniques for identifying bitwidths. We find a rich opportunity for bitwidth reduction in modern multimedia and streaming application workloads. For new architectures that support sub-word data-types, we expect that our bitwidth reductions will save power and increase processor performance.
18
Robert P. Wilson, Robert Stanton French, Christopher Wilson et al. · ACM SIGPLAN Notices · 1994 · 540 citations · Full text
MMX technology extension to the Intel architecture
A. Peleg, Uri Weiser · IEEE Micro · 1996 · 493 citations
The Filter Cache: An Energy Efficient Memory Structure
1997 · 458 citations