Optimizing architecture activity and logic depth for static and dynamic power reduction

Abstract

As leakage power and total power is a more and more dramatic issue is very deep submicron technologies, this paper explores new design methodologies for designing leakage tolerant digital architectures, based on architectural parameters like activity, logical depth, number of transitions for achieving a given task and total number of gates. Various architectures for a same logic function are compared at very low Vdd and VT that define the optimal total power consumption of each architecture.