Warp-level Programming
Warp-Level Programming is a programming paradigm in GPU computing where threads are organized into warps as the fundamental unit of execution, enabling fine-grained synchronization and coordinated instruction issuance across SIMD lanes within a warp.
12
Publications
1K
Citations
50
Authors
25
Institutions
Publications per year
2017–2026
5
Parents
12
The Warp Computer: Architecture, Implementation, and Performance
Marco Annaratone, E. Arnould, H. T. Kung et al. · IEEE Transactions on Computers · 1987 · 310 citations
Compilation for a high-performance systolic array
Thomas R. Gross, Monica S. Lam · 1986 · 61 citations
1–5 of 12
50
2
h-index
2
h-index
2
h-index
2
h-index
2
h-index
1–5 of 50
25
Carnegie Mellon University
Pittsburgh, United States
2 h-index
8 publications
2K citations
EduInnovation
Federal Way, United States
1 h-index
1 publications
13 citations

Chinese Academy of Sciences
Beijing, China
1 h-index
1 publications
13 citations

Lawrence Livermore National Laboratory
Livermore, United States
1 h-index
2 publications
124 citations

National University of Defense Technology
Changsha, China
1 h-index
3 publications
60 citations
Louisiana State University
Baton Rouge, United States
1 h-index
2 publications
26 citations

United States Naval Research Laboratory
Washington, United States
1 h-index
1 publications
62 citations

Illinois Institute of Technology
Chicago, United States
1 h-index
1 publications
21 citations
1–8 of 25
1 publications · 18 citations
1
h-index
1 publications · 62 citations
1
h-index
1 publications · 85 citations
1
h-index
Repository · 1 publications · 12 citations
1
h-index
1 publications · 20 citations
1
h-index
1–5