Variable Assignment is a fundamental syntactic construct in VHDL that denotes the act of assigning a value to a variable within a process or subprogram, distinguished by its immediate and sequential evaluation semantics characteristic of behavioral modeling in hardware description languages.
65
Publications
2.6K
Citations
152
Authors
72
Institutions
Publications per year
2017–2026
7
Parents
Publications
65
Donka F. Farkas · Journal of Semantics · 2002 · 168 citations
Raymond Reiter · 1978 · 140 citations · Full text
1–5 of 65
Authors
152
- XZ
3
h-index
- MF
3
h-index
- RR
2
h-index
- SN
2
h-index
- DG
2
h-index
1–5 of 152
Institutions
72
Fujitsu (United States)
Sunnyvale, United States
4 h-index
4 publications
164 citations
Cornell University
Ithaca, United States
4 h-index
8 publications
690 citations
Carnegie Mellon University
Pittsburgh, United States
3 h-index
6 publications
492 citations
Centre National de la Recherche Scientifique
Paris, France
3 h-index
3 publications
88 citations
University of Oxford
Oxford, United Kingdom
2 h-index
2 publications
22 citations
Politecnico di Torino
Turin, Italy
2 h-index
6 publications
243 citations
Virginia Tech
Blacksburg, United States
2 h-index
3 publications
39 citations
Université Toulouse III - Paul Sabatier
Toulouse, France
2 h-index
2 publications
22 citations
1–8 of 72
Venues
- IEEE Transactions on Electronic Computers
3 publications · 261 citations
3
h-index
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
2 publications · 21 citations
2
h-index
- Journal of Semantics
2 publications · 224 citations
2
h-index
- 2003 Design, Automation and Test in Europe Conference and Exhibition
Conference · 2 publications · 48 citations
2
h-index
- International Journal of Uncertainty Fuzziness and Knowledge-Based Systems
IJUFKS · 2 publications · 64 citations
2
h-index
1–5