Type Declarations
Type Declarations is a syntactic construct in VHDL that specifies a new data type by defining its set of permissible values and associated operations, thereby enabling precise modeling of hardware semantics within a strongly-typed design environment.
99
Publications
5.4K
Citations
233
Authors
107
Institutions
Publications per year
2017–2026
6
Parents
99
Cython: The Best of Both Worlds
Stefan Behnel, Robert Bradshaw, Craig Citro et al. · Computing in Science & Engineering · 2010 · 1.3K citations · Full text
Douglas Gregor, Jaakko Järvi, Jeremy G. Siek et al. · 2006 · 194 citations
1–5 of 99
233
5
h-index
Centre National de la Recherche Scientifique, France
2 publications · 96 citations
2
h-index
2
h-index
2
h-index
2
h-index
1–5 of 233
107
Institut national de recherche en sciences et technologies du numérique
Le Chesnay-Rocquencourt, France
5 h-index
9 publications
324 citations
Stanford University
Stanford, United States
4 h-index
8 publications
689 citations
AT&T (United States)
Bedminster, United States
3 h-index
3 publications
163 citations

University of Turin
Turin, Italy
3 h-index
5 publications
89 citations

Kyoto University
Kyoto, Japan
3 h-index
5 publications
71 citations

University of Twente
Enschede, The Netherlands
3 h-index
3 publications
89 citations
Palo Alto Research Center
Palo Alto, United States
3 h-index
5 publications
685 citations
Carnegie Mellon University
Pittsburgh, United States
3 h-index
8 publications
302 citations
1–8 of 107
6 publications · 118 citations
6
h-index
4 publications · 529 citations
4
h-index
3 publications · 375 citations
3
h-index
JOT · 3 publications · 37 citations
3
h-index
PACMPL · 3 publications · 72 citations
3
h-index
1–5