Type Declarations

Type Declarations is a syntactic construct in VHDL that specifies a new data type by defining its set of permissible values and associated operations, thereby enabling precise modeling of hardware semantics within a strongly-typed design environment.

99

Publications

5.4K

Citations

233

Authors

107

Institutions

Publications per year

2017–2026

6

Authors

233

  1. JC
    John C. Mitchell

    Stanford University, United States

    5 publications · 645 citations

    5

    h-index

  2. PD
    Pierre-Évariste Dagand

    Centre National de la Recherche Scientifique, France

    2 publications · 96 citations

    2

    h-index

  3. CF
    Cédric Fournet

    Microsoft Research (United Kingdom), United Kingdom

    2 publications · 65 citations

    2

    h-index

  4. GS
    Geoffrey Smith

    Florida International University, United States

    2 publications · 35 citations

    2

    h-index

  5. FS
    Friedrich Steimann

    FernUniversität in Hagen, Germany

    2 publications · 38 citations

    2

    h-index

1–5 of 233

Venues

  1. ACM SIGPLAN Notices

    6 publications · 118 citations

    6

    h-index

  2. 4

    h-index

  3. Communications of the ACM

    3 publications · 375 citations

    3

    h-index

  4. The Journal of Object Technology

    JOT · 3 publications · 37 citations

    3

    h-index

  5. Proceedings of the ACM on Programming Languages

    PACMPL · 3 publications · 72 citations

    3

    h-index

1–5