System-level Reconfiguration
System-Level Reconfiguration is a system-level method in embedded reconfigurable systems that enables dynamic adaptation of hardware and software resources across multiple reconfigurable components through centralized architectural redesign at runtime, distinguishing it from localized or module-level reconfiguration techniques.
121
Publications
4.7K
Citations
383
Authors
185
Institutions
Publications per year
2017–2026
30
121
1–5 of 121
383
2
h-index
2
h-index
Australian Nuclear Science and Technology Organisation, Australia
2 publications · 195 citations
2
h-index
2
h-index
2
h-index
1–5 of 383
185
ETH Zurich
Zurich, Switzerland
4 h-index
8 publications
172 citations
University of Ferrara
Ferrara, Italy
3 h-index
7 publications
135 citations

University of Auckland
Auckland, New Zealand
3 h-index
7 publications
156 citations

Centre National de la Recherche Scientifique
Paris, France
3 h-index
8 publications
168 citations
Institut d'Électronique et des Technologies du numéRique
Rennes, France
3 h-index
7 publications
121 citations
Vellore Institute of Technology University
Vellore, India
2 h-index
5 publications
895 citations
University of South Florida
Tampa, United States
2 h-index
2 publications
73 citations
University of California, Los Angeles
Los Angeles, United States
2 h-index
8 publications
502 citations
1–8 of 185
3 publications · 123 citations
3
h-index
3 publications · 441 citations
3
h-index
2 publications · 48 citations
2
h-index
MICPRO · 2 publications · 38 citations
2
h-index
Repository · 2 publications · 27 citations
2
h-index
1–5