Synthesis Of Processor Subsystems
Synthesis of Processor Subsystems is a formal methodology within embedded processor integration that systematically constructs optimized processor subsystems from high-level specifications by automating the selection, configuration, and interconnection of processing elements, memory, and communication architectures according to targeted application requirements and design constraints.
53
Publications
1.8K
Citations
151
Authors
56
Institutions
Publications per year
2017–2026
7
53
Cathedral-II: A Silicon Compiler for Digital Signal Processing
H. De Man, Jan M. Rabaey, P. Six et al. · IEEE Design & Test of Computers · 1986 · 198 citations
Multiprocessor SoC platforms: a component-based design approach
W. Cesário, D. Lyonnard, Gabriela Nicolescu et al. · IEEE Design & Test of Computers · 2002 · 148 citations
1–5 of 53
151
3
h-index
2
h-index
2
h-index
2
h-index
2
h-index
1–5 of 151
56
Carnegie Mellon University
Pittsburgh, United States
4 h-index
10 publications
232 citations

University of Tübingen
Tübingen, Germany
3 h-index
3 publications
38 citations
Institut de Recherche en Informatique et Systèmes Aléatoires
Rennes, France
3 h-index
7 publications
199 citations
Hewlett-Packard (United States)
Palo Alto, United States
3 h-index
7 publications
91 citations
Stanford University
Stanford, United States
3 h-index
5 publications
327 citations
Kyushu University
Fukuoka, Japan
3 h-index
5 publications
74 citations
FZI Research Center for Information Technology
Karlsruhe, Germany
2 h-index
3 publications
34 citations
Massachusetts Institute of Technology
Cambridge, United States
2 h-index
6 publications
282 citations
1–8 of 56
Conference · 2 publications · 97 citations
2
h-index
Conference · 2 publications · 29 citations
2
h-index
2 publications · 346 citations
2
h-index
2 publications · 38 citations
2
h-index
Conference · 1 publications · 97 citations
1
h-index
1–5