Subthreshold Arithmetic Circuits
Subthreshold Arithmetic Circuits is a class of digital arithmetic circuits designed to operate in the subthreshold voltage regime of transistor operation, where the supply voltage is below the threshold voltage of the transistors, thereby enabling ultralow-power computation at the cost of reduced speed and increased sensitivity to process variations.
5
Publications
99
Citations
17
Authors
8
Institutions
Publications per year
2017–2026
0
Parents
5
Ultra low power full adder topologies
Farshad Moradi, Dag T. Wisland, Hamid Mahmoodi et al. · 2009 · 32 citations
Engineering, Computer Engineering, Electrical Engineering +17
New performance/power/area efficient, reliable full adder design
Sohan Purohit, Martin Margala, Marco Lanuzza et al. · 2009 · 10 citations
1–5 of 5
17
2
h-index
1
h-index
1
h-index
1
h-index
1
h-index
1–5 of 17
8

University of Oslo
Oslo, Norway
2 h-index
6 publications
180 citations
Visvesvaraya Technological University
Belagavi, India
1 h-index
1 publications
13 citations

University of Calabria
Rende, Italy
1 h-index
2 publications
20 citations
BLDE (Deemed to be University)
Bijapur, India
1 h-index
1 publications
13 citations

San Francisco State University
San Francisco, United States
1 h-index
1 publications
32 citations

Ferdowsi University of Mashhad
Mashhad, Iran
1 h-index
1 publications
32 citations
University of Massachusetts Lowell
Lowell, United States
1 h-index
2 publications
20 citations

University of Tehran
Tehran, Iran
1 h-index
2 publications
36 citations
1–8 of 8
1 publications · 13 citations
1
h-index
1–1