Resilient Computer Architecture
Resilient Computer Architecture is a computer architecture designed to maintain functional correctness and performance stability in the presence of process variations, environmental fluctuations, and aging effects, particularly under near-threshold voltage operation, by incorporating adaptive and fault-tolerant mechanisms at the hardware level.
65
Publications
4.1K
Citations
246
Authors
94
Institutions
Publications per year
2017–2026
15
Parents
65
A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology
James R. Heath, Philip J. Kuekes, Gregory S. Snider et al. · Science · 1998 · 894 citations
ERSA: Error Resilient System Architecture for probabilistic applications
Larkhoon Leem, Hyungmin Cho, Jason T. Bau et al. · 2010 · 191 citations
1–5 of 65
246
6
h-index
5
h-index
5
h-index
4
h-index
4
h-index
1–5 of 246
94
Stanford University
Stanford, United States
7 h-index
26 publications
2.4K citations

Oak Ridge National Laboratory
Oak Ridge, United States
6 h-index
13 publications
1.4K citations
Intel (United States)
Santa Clara, United States
5 h-index
15 publications
1.3K citations

Vanderbilt University
Nashville, United States
4 h-index
14 publications
529 citations

University of Bologna
Bologna, Italy
4 h-index
6 publications
144 citations
University of Illinois Urbana-Champaign
Urbana, United States
4 h-index
8 publications
1.6K citations
University of California San Diego
San Diego, United States
3 h-index
6 publications
174 citations
Integrated Software (United States)
Palm Bay, United States
3 h-index
11 publications
386 citations
1–8 of 94
3 publications · 70 citations
3
h-index
2 publications · 105 citations
2
h-index
2 publications · 709 citations
2
h-index
TON · 1 publications · 24 citations
1
h-index
IJDST · 1 publications · 17 citations
1
h-index
1–5