Register Renaming is a microarchitectural technique used in superscalar processors to eliminate false data dependencies among instructions by dynamically assigning physical registers to architectural register references, thereby enabling out-of-order execution while preserving program correctness.
103
Publications
5.1K
Citations
314
Authors
88
Institutions
Publications per year
2017–2026
8
Publications
103
Complexity-effective superscalar processors
Subbarao Palacharla, Norman P. Jouppi, James E. Smith · 1997 · 839 citations
Xiaoxiao Liu, Mengjie Mao, Beiye Liu et al. · 2015 · 145 citations
1–5 of 103
Authors
314
- MV
7
h-index
- AG
6
h-index
- JE
5
h-index
- OE
4
h-index
- NP
4
h-index
1–5 of 314
Institutions
88
University of Wisconsin–Madison
Madison, United States
11 h-index
19 publications
3.5K citations
Universitat Politècnica de Catalunya
Barcelona, Spain
10 h-index
51 publications
2.3K citations
University of Toronto
Toronto, Canada
5 h-index
10 publications
371 citations
Intel (United States)
Santa Clara, United States
5 h-index
10 publications
437 citations
IBM (United States)
Armonk, United States
4 h-index
9 publications
252 citations
University of Pennsylvania
Philadelphia, United States
4 h-index
12 publications
381 citations
Institut de Recherche en Informatique et Systèmes Aléatoires
Rennes, France
3 h-index
5 publications
156 citations
Binghamton University
Binghamton, United States
3 h-index
12 publications
592 citations
1–8 of 88
Venues
- ACM SIGARCH Computer Architecture News
5 publications · 353 citations
5
h-index
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
4 publications · 48 citations
4
h-index
- IEEE Transactions on Computers
4 publications · 71 citations
4
h-index
- IEEE Micro
3 publications · 199 citations
3
h-index
- IEEE Journal of Solid-State Circuits
3 publications · 68 citations
3
h-index
1–5