Partial Reconfiguration Support
Partial Reconfiguration Support is a configurable logic block capability that enables dynamic modification of a subset of the block's functionality during runtime without disrupting the operation of unaffected sections.
17
Publications
476
Citations
49
Authors
15
Institutions
Publications per year
2017–2026
3
Parents
17
Edson Lemos Horta · Open Scholarship Institutional Repository (Washington University in St. Louis) · 2001 · 87 citations · Full text
1–5 of 17
49
4
h-index
2
h-index
2
h-index
2
h-index
2
h-index
1–5 of 49
15

Universidad Politécnica de Madrid
Madrid, Spain
2 h-index
10 publications
205 citations

University of Manchester
Manchester, United Kingdom
2 h-index
6 publications
297 citations

University of Oslo
Oslo, Norway
2 h-index
5 publications
87 citations

Delft University of Technology
Delft, The Netherlands
2 h-index
6 publications
117 citations
Ruhr University Bochum
Bochum, Germany
1 h-index
3 publications
90 citations
Massachusetts Institute of Technology
Cambridge, United States
1 h-index
1 publications
19 citations

University of Bologna
Bologna, Italy
1 h-index
1 publications
19 citations
École Polytechnique Fédérale de Lausanne
Lausanne, Switzerland
1 h-index
2 publications
38 citations
1–8 of 15
1 publications · 26 citations
1
h-index
Repository · 1 publications · 87 citations
1
h-index
1–2