Multithreading Microarchitecture is a microarchitectural design paradigm that enables a single processor core to execute instructions from multiple threads concurrently, thereby improving instruction-level parallelism and resource utilization by sharing execution resources across threads at the hardware level.
251
Publications
17.4K
Citations
639
Authors
139
Institutions
Publications per year
2017–2026
9
Parents
Publications
251
Dean M. Tullsen, Susan J. Eggers, Henry M. Levy · 1995 · 1.4K citations · Full text
Dean M. Tullsen, Susan J. Eggers, Joel Emer et al. · 1996 · 782 citations
1–5 of 251
Authors
639
- DM
23
h-index
- YN
12
h-index
- SJ
9
h-index
- HM
9
h-index
- WJ
8
h-index
1–5 of 639
Institutions
139
Intel (United States)
Santa Clara, United States
20 h-index
68 publications
5.6K citations
University of California San Diego
San Diego, United States
18 h-index
40 publications
3K citations
University of Illinois Urbana-Champaign
Urbana, United States
15 h-index
42 publications
2.1K citations
The University of Texas at Austin
Austin, United States
12 h-index
27 publications
1.8K citations
University of Michigan
Ann Arbor, United States
11 h-index
34 publications
2.8K citations
University of Washington
Seattle, United States
10 h-index
29 publications
11K citations
University of Wisconsin–Madison
Madison, United States
10 h-index
19 publications
2.8K citations
Universitat Politècnica de Catalunya
Barcelona, Spain
10 h-index
32 publications
1.4K citations
1–8 of 139
Venues
- IEEE Micro
14 publications · 1.3K citations
13
h-index
- ACM SIGARCH Computer Architecture News
14 publications · 1K citations
12
h-index
- IBM Journal of Research and Development
6 publications · 734 citations
6
h-index
- IEEE Transactions on Computers
5 publications · 254 citations
5
h-index
- IEEE Computer Architecture Letters
4 publications · 89 citations
4
h-index
1–5