Instruction Issue Logic
Instruction Issue Logic is a hardware control mechanism in GPU architecture that determines the scheduling and dispatch of instructions to execution units, differentiated by its role in managing instruction-level parallelism through dependency checking, resource availability, and warp schedulers' coordination.
37
Publications
2.3K
Citations
81
Authors
28
Institutions
Publications per year
2017–2026
0
37
Daniele Folegnani, Antonio González · 2001 · 271 citations · Full text
D. Folegnani, Antonio González · 2002 · 119 citations · Full text
1–5 of 37
81
5
h-index
3
h-index
3
h-index
3
h-index
3
h-index
1–5 of 81
28
University of Wisconsin–Madison
Madison, United States
6 h-index
10 publications
814 citations
Universitat Politècnica de Catalunya
Barcelona, Spain
5 h-index
10 publications
1.2K citations

Pennsylvania State University
State College, United States
3 h-index
9 publications
318 citations
Binghamton University
Binghamton, United States
2 h-index
5 publications
134 citations
Tandem Diabetes Care (United States)
San Diego, United States
2 h-index
6 publications
180 citations
The University of Texas at Austin
Austin, United States
2 h-index
8 publications
1.3K citations

University of Toronto
Toronto, Canada
2 h-index
3 publications
105 citations
PQ Corporation (Canada)
Toronto, Canada
2 h-index
3 publications
575 citations
1–8 of 28
5 publications · 416 citations
5
h-index
2 publications · 308 citations
2
h-index
1 publications · 87 citations
1
h-index
1 publications · 13 citations
1
h-index
IJED · 1 publications · 132 citations
1
h-index
1–5