Hold Delay
Hold Delay is a timing constraint model in digital circuit design that specifies the minimum required duration for which a signal must remain stable at the input of a sequential element after a clock edge, ensuring correct data capture by preventing premature data transitions.
30
Publications
709
Citations
111
Authors
50
Institutions
Publications per year
2017–2026
8
Parents
30
1–5 of 30
111
2
h-index
2
h-index
2
h-index
2
h-index
2
h-index
1–5 of 111
50
Toronto Metropolitan University
Toronto, Canada
2 h-index
4 publications
64 citations
Lakehead University
Thunder Bay, Canada
2 h-index
2 publications
32 citations
University of California, Davis
Davis, United States
2 h-index
2 publications
26 citations

University of Alberta
Edmonton, Canada
2 h-index
6 publications
171 citations
KU Leuven
Leuven, Belgium
1 h-index
2 publications
36 citations

Hong Kong Polytechnic University
Hong Kong, Hong Kong
1 h-index
2 publications
38 citations

National Taiwan University
Taipei, Taiwan
1 h-index
7 publications
140 citations
Thompson Cancer Survival Center
Knoxville, United States
1 h-index
4 publications
204 citations
1–8 of 50
3 publications · 74 citations
3
h-index
1 publications · 12 citations
1
h-index
1 publications · 68 citations
1
h-index
1 publications · 15 citations
1
h-index
IJITEE · 1 publications · 17 citations
1
h-index
1–5