Control Logic Generation
Control Logic Generation is a methodological construct in computer science that systematically produces executable decision-making rules and state transitions governing the behavior of digital systems, distinguished from related synthesis techniques by its focus on deriving hierarchical, condition-driven control architectures from algorithmic or behavioral specifications.
61
Publications
1.8K
Citations
195
Authors
82
Institutions
Publications per year
2017–2026
11
Parents
61
PEAS-III: an ASIP design environment
Makiko Itoh, S. Higaki, Jun Sato et al. · 2002 · 106 citations
A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals
Kimiyoshi Usami, Naoaki Ohkubo · Proceedings, IEEE International Conference on Computer Design/Proceedings - IEEE International Conference on Computer Design · 2006 · 86 citations
Engineering, Computer Engineering, Electrical Engineering +17
1–5 of 61
195
3
h-index
2
h-index
2
h-index
2
h-index
2
h-index
1–5 of 195
82

Cornell University
Ithaca, United States
3 h-index
7 publications
203 citations
Stanford University
Stanford, United States
3 h-index
4 publications
245 citations
Chalmers University of Technology
Gothenburg, Sweden
3 h-index
8 publications
145 citations
University of California, Berkeley
Berkeley, United States
2 h-index
8 publications
296 citations
Volvo Cars (Sweden)
Gothenburg, Sweden
2 h-index
2 publications
41 citations
Xilinx (United States)
San Jose, United States
2 h-index
2 publications
44 citations
University of Southern California
Los Angeles, United States
2 h-index
3 publications
80 citations

Saarland University
Saarbrücken, Germany
2 h-index
4 publications
116 citations
1–8 of 82
3 publications · 164 citations
3
h-index
2 publications · 35 citations
2
h-index
2 publications · 72 citations
2
h-index
Repository · 1 publications · 14 citations
1
h-index
ITIVBL · 1 publications · 13 citations
1
h-index
1–5