Coherence Protocols
Coherence Protocols is a mechanism in multicore processor design that ensures uniformity of shared data across individual caches by maintaining a consistent state for cached copies through defined rules governing read, write, and invalidation operations.
504
Publications
32.4K
Citations
942
Authors
232
Institutions
Publications per year
2017–2026
41
504
Nathan Binkert, Bradford M. Beckmann, Gabriel Black et al. · ACM SIGARCH Computer Architecture News · 2011 · 4.9K citations
The Stanford FLASH multiprocessor
Jeffrey S. Kuskin, David Ofelt, Mark Heinrich et al. · International Symposium on Computer Architecture · 1994 · 670 citations
Transactional Memory Coherence and Consistency
Lance Hammond, Vicky Wong, Mike Y. Chen et al. · ACM SIGARCH Computer Architecture News · 2004 · 647 citations
1–5 of 504
942
19
h-index
16
h-index
15
h-index
15
h-index
14
h-index
1–5 of 942
232
University of Wisconsin–Madison
Madison, United States
37 h-index
197 publications
50.1K citations
Stanford University
Stanford, United States
26 h-index
150 publications
31.4K citations
Intel (United States)
Santa Clara, United States
17 h-index
26 publications
747 citations
University of Illinois Urbana-Champaign
Urbana, United States
17 h-index
49 publications
2.4K citations

Universidad de Murcia
Murcia, Spain
17 h-index
42 publications
1.2K citations

Lund University
Lund, Sweden
15 h-index
30 publications
1.6K citations

University of Rochester
Rochester, United States
15 h-index
42 publications
1.2K citations
Massachusetts Institute of Technology
Cambridge, United States
15 h-index
43 publications
7.2K citations
1–8 of 232
35 publications · 8.2K citations
22
h-index
TPDS · 17 publications · 828 citations
16
h-index
18 publications · 635 citations
14
h-index
12 publications · 759 citations
12
h-index
Conference · 8 publications · 186 citations
8
h-index
1–5