Capability-Based Memory Protection is a memory protection mechanism that employs unforgeable tokens, or capabilities, which encode both the memory address and authorized access rights, thereby enforcing security by granting access to resources only through explicit possession of such capabilities.
10
Publications
903
Citations
34
Authors
11
Institutions
Publications per year
2017–2026
2
Parents
Publications
10
Jonathan Woodruff, Robert N. M. Watson, David Chisnall et al. · ACM SIGARCH Computer Architecture News · 2014 · 214 citations
The CHERI capability model: Revisiting RISC in an age of risk
Jonathan Woodruff, Robert N. M. Watson, David Chisnall et al. · 2014 · 159 citations
Brooks Davis, Robert N. M. Watson, Alexander Richardson et al. · 2019 · 57 citations · Full text
1–5 of 10
Authors
34
- DC
5
h-index
- BD
5
h-index
- PG
5
h-index
- RN
5
h-index
- JW
5
h-index
1–5 of 34
Institutions
11
University of Cambridge
Cambridge, United Kingdom
4 h-index
39 publications
5.9K citations
Google (United Kingdom)
London, United Kingdom
4 h-index
4 publications
697 citations
SRI International
Menlo Park, United States
4 h-index
9 publications
1.7K citations
Massachusetts Institute of Technology
Cambridge, United States
3 h-index
9 publications
402 citations
University College London
London, United Kingdom
1 h-index
1 publications
267 citations
UNSW Sydney
Sydney, Australia
1 h-index
3 publications
57 citations
UCL Australia
Adelaide, Australia
1 h-index
1 publications
267 citations
Menlo School
Atherton, United States
1 h-index
2 publications
114 citations
1–8 of 11
Venues
- ACM SIGARCH Computer Architecture News
1 publications · 214 citations
1
h-index
- CL Technical Reports
Repository · 1 publications · 35 citations
1
h-index
- ACM SIGPLAN Notices
1 publications · 19 citations
1
h-index
- ACM SIGOPS Operating Systems Review
1 publications · 10 citations
1
h-index
1–4