Cache Hierarchy Design is a foundational architectural methodology in multicore processor design that systematically organizes memory storage levels by defining the structure, placement, and interaction of caches to optimize data access latency, bandwidth utilization, and power efficiency across multiple cores.
511
Publications
31.2K
Citations
1.5K
Authors
313
Institutions
Publications per year
2017–2026
67
Publications
511
Web caching and Zipf-like distributions: evidence and implications
Lee Breslau, Pei Cao, Fan Li et al. · 1999 · 3.5K citations
James Laudon, Daniel Lenoski · 1997 · 779 citations · Full text
1–5 of 511
Authors
1.5K
- YX
10
h-index
- MK
9
h-index
- RB
8
h-index
- JS
7
h-index
- CK
7
h-index
1–5 of 1.5K
Institutions
313
Intel (United States)
Santa Clara, United States
29 h-index
158 publications
7.2K citations
Universitat Politècnica de Catalunya
Barcelona, Spain
15 h-index
47 publications
1.6K citations
Pennsylvania State University
State College, United States
15 h-index
85 publications
5.1K citations
University of Michigan
Ann Arbor, United States
14 h-index
36 publications
2.2K citations
The University of Texas at Austin
Austin, United States
14 h-index
44 publications
4.5K citations
IBM (United States)
Armonk, United States
13 h-index
53 publications
4.9K citations
University of Wisconsin–Madison
Madison, United States
13 h-index
36 publications
9.1K citations
Stanford University
Stanford, United States
11 h-index
35 publications
1.8K citations
1–8 of 313
Venues
- ACM SIGARCH Computer Architecture News
26 publications · 1.4K citations
19
h-index
- IEEE Micro
16 publications · 1.2K citations
15
h-index
- IEEE Transactions on Computers
13 publications · 376 citations
11
h-index
- IBM Journal of Research and Development
10 publications · 332 citations
10
h-index
- IEEE Journal of Solid-State Circuits
8 publications · 428 citations
8
h-index
1–5