I. Nair - Concepedia

Author

I. Nair

IBM Research - Thomas J. Watson Research Center

Also Known As

I. I. Nair, I. Nair, Indu A Nair, Indu Nair, Nair, Inderjeet

Publications

364

Citations

H-Index

Concepts

All Affiliations

IBM Research - Thomas J. Watson Research Center IBM (United States)IBM Research - Almaden

About

I. Nair is an author at IBM Research - Thomas J. Watson Research Center specializing in engineering, computer science, and computer engineering.

Top Concepts

#	Concept	H-Index	Publications	Citations
1	Engineering	8	8	312
2	Public Health	2	2	58
3	Medicine	1	1	11
4	Social Sciences	1	1	57
5	Cell Biology	1	1	11

I. Nair

Publications

353

Citations

H-Index

Page 1

	Year	Citations
AVPGEN-A test generator for architecture verification Ashok K. Chandra, V. Iyengar, David H. Jameson, IEEE Transactions on Very Large Scale Integration (VLSI) Systems EngineeringHardware Verification LanguageVerificationSoftware SystemsComputer Architecture	1995	73
Control-flow versus data-flow-based scheduling: combining both approaches in an adaptive scheduling system Reinaldo A. Bergamaschi, S. Raje, I. Nair, IEEE Transactions on Very Large Scale Integration (VLSI) Systems EngineeringComputer ArchitectureParallelism ExtractionSystem SynthesisOperations Research	1997	60
A small test generator for large designs Sandip Kundu, L.M. Huisman, I. Nair, EngineeringComputer ArchitectureTest Data GenerationSoftware EngineeringComputer-aided Design	1992	57
Biological effects of power frequency electric and magnetic fields: Background paper I. Nair, M. Granger Morgan, H. Keith Florig OSTI OAI (U.S. Department of Energy Office of Scientific and Technical Information) EngineeringExposure ScienceElectric Field EffectsEnvironmental ExposureEnvironmental Health	1989	47
Early analysis tools for system-on-a-chip design John A. Darringer, Reinaldo A. Bergamaschi, Sandip Bhattacharya, IBM Journal of Research and Development Hardware ModelingEngineeringEfficient Soc DesignComputer ArchitectureSoftware Engineering	2002	34
Power management of multi-core chips: Challenges and pitfalls Pradip Bose, Alper Buyuktosunoglu, John A. Darringer,	2012	30
Architectural verification of processors using symbolic instruction graphs Ashok K. Chandra, V. Iyengar, R.V. Jawalekar, EngineeringCompiler TechnologyVerificationComputer ArchitectureComputer-aided Verification	2002	17
IBM Blue Gene/Q memory subsystem with speculative execution and transactional memory Martin Ohmacht, A. Wang, Thomas M. Gooding, IBM Journal of Research and Development EngineeringComputer ArchitectureSoftware EngineeringSpeculative ExecutionMemory Model (Programming)	2013	13
Electromagnetic fields: the jury's still out. 1. Biological effects I. Nair, Geoffrey P. Morgan IEEE Spectrum Radiation EffectRadiation ExposurePathologyRadiation BiologyMagnetic Field	1990	11
Symbolic implication in test generation Sandip Kundu, I. Nair, L.M. Huisman, European Design Automation Conference Test Generation AlgorithmsEngineeringTest Data GenerationSoftware EngineeringSymbolic Implication	1991	11

Page 1