W.T. Beyene - Concepedia

Author

W.T. Beyene

Rambus (United States)ORCID

Also Known As

W. Beyene, W. T. Beyene, W.T. Beyene, Wendemagegnehu Beyene, Wendemagegnehu T. Beyene

Publications

940

Citations

H-Index

Concepts

All Affiliations

Rambus (United States)Rambus (United Kingdom)University of Illinois Urbana-Champaign Xilinx (United States)Hewlett-Packard (United States)

About

W.T. Beyene is an author at Rambus (United States) specializing in computer engineering, engineering, and electrical engineering.

Top Concepts

#	Concept	H-Index	Publications	Citations
1	Engineering	15	29	735
2	Computer Engineering	15	28	700
3	Electrical Engineering	14	22	554
4	Computer Science	2	2	73
5	Education	1	1	34

W.T. Beyene

Publications

778

Citations

H-Index

Page 1

	Year	Citations
Efficient transient simulation of high-speed interconnects characterized by sampled data W.T. Beyene, José E. Schutt‐Ainé IEEE Transactions on Components Packaging and Manufacturing Technology Part B Numerical AnalysisIntegrated Circuit EmphasisEngineeringVlsi DesignComputer Architecture	1998	102
Accurate frequency-domain modeling and efficient circuit simulation of high-speed packaging interconnects W.T. Beyene, José E. Schutt‐Ainé IEEE Transactions on Microwave Theory and Techniques EngineeringEfficient Circuit SimulationFrequency NormalizationInterconnect (Integrated Circuits)Electromagnetic Compatibility	1997	84
A 16 Gb/s/Link, 64 GB/s Bidirectional Asymmetric Memory Interface Haechang Lee, Kun-Yung Ken Chang, Jung‐Hoon Chun, IEEE Journal of Solid-State Circuits Link Memory InterfaceElectrical EngineeringEngineeringVlsi DesignMixed-signal Integrated Circuit	2009	61
Application of Artificial Neural Networks to Statistical Analysis and Nonlinear Modeling of High-Speed Interconnect Systems W.T. Beyene IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems EngineeringVlsi DesignNeural NetworkComputer ArchitectureInterconnection Network Architecture	2007	49
A Tri-Modal 20-Gbps/Link Differential/DDR3/GDDR5 Memory Interface Kambiz Kaviani, Ting Wu, J. Wei, IEEE Journal of Solid-State Circuits Hardware SecurityEngineeringVlsi DesignVlsi ArchitectureLinear Equalizer	2012	39
Black-box modeling of passive systems by rational function approximation Rong Gao, Yidnekachew S. Mekonnen, W.T. Beyene, IEEE Transactions on Advanced Packaging Numerical AnalysisNonlinear System IdentificationPade ApproximantRational Interpolation ApproachEngineering	2005	35
Improving time-domain measurements with a network analyzer using a robust rational interpolation technique W.T. Beyene IEEE Transactions on Microwave Theory and Techniques EngineeringMeasurementSpectrum EstimationNetwork AnalysisEducation	2001	34
The design of continuous-time linear equalizers using model order reduction techniques W.T. Beyene Channel ModelingWireless CommunicationsAdaptive FilterEngineeringInverse Loss Profile	2008	27
Advanced Modeling and Accurate Characterization of a 16 Gb/s Memory Interface W.T. Beyene, C. Madden, Jung‐Hoon Chun, IEEE Transactions on Advanced Packaging Electrical EngineeringAccurate CharacterizationEngineeringVlsi DesignCritical Link Parameters	2009	25
Design and verification of differential transmission lines Hengming Wu, W.T. Beyene, Nai-Shuo Cheng, Electrical EngineeringEngineeringGround Bounce NoiseAdvanced Packaging (Semiconductors)Differential Transmission Lines	2002	23

Page 1