IACR Transactions on Cryptographic Hardware and Embedded Systems · 2022 · 29 citations · 20 references
ComputingComputer EngineeringComputer ScienceComputer SecurityCryptographyMicroelectronicsBlock CiphersCryptographic ArchitectureCryptographic ImplementationAsic ImplementationBlock Cipher DesignCmos ScalingTweakable Block Ciphers
Recently, a memory safety concept called Cryptographic Capability Computing (C3) has been proposed. C3 is the first memory safety mechanism that works without requiring extra storage for metadata and hence, has the potential to significantly enhance the security of modern IT-systems at a rather low cost. To achieve this, C3 heavily relies on ultra-low-latency cryptographic primitives. However, the most crucial primitive required by C3 demands uncommon dimensions. To partially encrypt 64-bit pointers, a 24-bit tweakable block cipher with a 40-bit tweak is needed. The research on low-latency tweakable block ciphers with such small dimensions is not very mature. Therefore, designing such a cipher provides a great research challenge, which we take on with this paper. As a result, we present BipBip, a 24-bit tweakable block cipher with a 40-bit tweak that allows for ASIC implementations with a latency of 3 cycles at a 4.5 GHz clock frequency on a modern 10 nm CMOS technology.
20
Differential cryptanalysis of DES-like cryptosystems
Eli Biham, Adi Shamir · Journal of Cryptology · 1991 · 2.9K citations
Ascon v1.2: Lightweight Authenticated Encryption and Hashing
Christoph Dobraunig, Maria Eichlseder, Florian Mendel et al. · Journal of Cryptology · 2021 · 402 citations · Full text
The CHERI capability model: Revisiting RISC in an age of risk
Jonathan Woodruff, Robert N. M. Watson, David Chisnall et al. · 2014 · 159 citations
Roberto Avanzi · IACR Transactions on Symmetric Cryptology · 2017 · 144 citations · Full text
A Collision Attack on 7 Rounds of Rijndael.
Henri Gilbert, Marine Minier · 2000 · 144 citations