2014 · 55 citations · 22 references
EngineeringComputer EngineeringComputer ScienceComputer ArchitectureInterconnection NetworksSystem-on-chip DesignCache CoherenceInterconnect ArchitectureMulticore Processor DesignNetwork-on-chip DesignProcessor Core DesignShared-memory MultiprocessingDirectory-based CoherenceMany-core ArchitectureMulticore ArchitecturesMulticore SystemsOn-chip InterconnectsShared MemoryShared Memory MultiprocessorsSharer Tracking
In the many-core era, scalable coherence and on-chip interconnects are crucial for shared memory processors. While snoopy coherence is common in small multicore systems, directory-based coherence is the de facto choice for scalability to many cores, as snoopy relies on ordered interconnects which do not scale. However, directory-based coherence does not scale beyond tens of cores due to excessive directory area overhead or inaccurate sharer tracking. Prior techniques supporting ordering on arbitrary unordered networks are impractical for full multicore chip designs.
22
Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh et al. · 2008 · 3.4K citations
GARNET: A detailed on-chip network model inside a full-system simulator
Niket Agarwal, Tushar Krishna, Li-Shiuan Peh et al. · 2009 · 759 citations · Full text
A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS
Jason Howard, Saurabh Dighe, Yatin Hoskote et al. · 2010 · 598 citations