2002 · 87 citations · 8 references
EngineeringComputer EngineeringComputer ScienceAlgorithmsCompilersComputer ArchitectureData-flow AnalysisDataflow ModelingHardware AccelerationHigh-level SynthesisInstruction Set ArchitectureMemory Hierarchy OptimizationCompiler DesignCompiler SupportControl Flow GraphsHardware PipeliningHigh-performance Computing SystemsInformation Flow GraphsLoop Structure OptimizationMemory Compiler
PHIDEO is a silicon compiler targeted at the design of high performance real time systems with high sampling frequencies such as HDTV. It supports the complete design trajectory starting from a high level specification all the way down to layout. New techniques are used to perform global optimisations across loop boundaries in hierarchical flow graphs. The compiler is based on a new target architectural model. Apart from the datapaths special attention is paid to memory optimisation. The new techniques are demonstrated using a progressive scan conversion algorithm.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">></ETX>
8
A new approach to pipeline optimisation
D.J. Mallon, P.B. Denyer · European Design Automation Conference · 1990 · 39 citations