Publication | Closed Access
High-Density and Highly-Reliable Binary Neural Networks Using NAND Flash Memory Cells as Synaptic Devices
48
Citations
0
References
2019
Year
Unknown Venue
Non-volatile MemoryEngineeringMachine LearningEmerging Memory TechnologyComputer ArchitectureSynapse AreaSocial Sciences3D MemorySynaptic DevicesMemory DeviceMemory DevicesXnor OperationElectrical EngineeringElectronic MemoryFlash MemoryComputer EngineeringComputer ScienceMicroelectronicsComputational NeuroscienceApplied PhysicsNand Cell StringsNeuroscienceBrain-like Computing
A novel synaptic architecture based on NAND cell strings is proposed as a high-density synapse capable of XNOR operation for binary neural networks (BNNs) for the first time. By changing the threshold voltage of NAND flash cells and input voltages in complementary fashion, the XNOR operation is successfully demonstrated. The large on/off current ratio (~7×10 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">5</sup> ) of NAND flash cells can implement high-density and highly-reliable BNNs without error correction codes. It is shown that without conventional ISPP scheme, only 1 erase or program pulse can achieve sufficiently low bit-error rate. Finally, the estimated synapse area of VNAND memory with 128 stacks is ~100 times that of 2T2R synapse in RRAMs.