Publication | Closed Access

Designing efficient accelerator of depthwise separable convolutional neural network on FPGA

EngineeringHardware AccelerationHardware AlgorithmComputer ArchitectureComputer EngineeringDomain-specific AcceleratorComputer ScienceParallel ComputingDeep LearningNeural Architecture SearchFpga DesignEfficient Accelerator