DOAJ (DOAJ: Directory of Open Access Journals) · 2018 · 28 citations · 2 references
ComputingComputer EngineeringComputer ScienceCryptographyHardware SecuritySecurity ArchitectureAuthenticated EncryptionCryptographic AlgorithmsCryptographic ArchitectureCryptographic ImplementationHardware AccelerationLattice-based CryptographyCryptographic OperationsHardware Security ModulesInteger MultiplicationKaratsuba MultiplicationModule Lattice CryptographySecure Co-processor DesignSecurity HardwareSmart Card Cryptography
We repurpose existing RSA/ECC co-processors for (ideal) lattice-based cryptography by exploiting the availability of fast long integer multiplication. Such co-processors are deployed in smart cards in passports and identity cards, secured microcontrollers and hardware security modules (HSM). In particular, we demonstrate an implementation of a variant of the Module-LWE-based Kyber Key Encapsulation Mechanism (KEM) that is tailored for high performance on a commercially available smart card chip (SLE 78). To benefit from the RSA/ECC co-processor we use Kronecker substitution in combination with schoolbook and Karatsuba polynomial multiplication. Moreover, we speed-up symmetric operations in our Kyber variant using the AES co-processor to implement a PRNG and a SHA-256 co-processor to realise hash functions. This allows us to execute CCA-secure Kyber768 key generation in 79.6 ms, encapsulation in 102.4 ms and decapsulation in 132.7 ms.
2
Classical hardness of learning with errors
Zvika Brakerski, Adeline Roux-Langlois, Chris Peikert et al. · 2013 · 597 citations
Ahmad Boorghany, Siavash Bayat-Sarmadi, Rasool Jalili · ACM Transactions on Embedded Computing Systems · 2015 · 47 citations