Publication | Closed Access
A Double-Data- Rate 2 (DDR2) Interface Phase-Change Memory with 533MB/s Read -Write Data Rate and 37.5ns Access Latency for Memory-Type Storage Class Memory Applications
13
Citations
4
References
2016
Year
Unknown Venue
Hardware SecurityMemory BankElectrical EngineeringSuper-fast Set MaterialEngineeringNon-volatile MemoryInterface Phase-change MemoryDouble-data- Rate 2Computer EngineeringComputer ArchitectureAccess LatencyMemory DeviceMicroelectronicsPhase Change MemoryPhase-change MemoryMemory ArchitectureMulti-channel Memory Architecture
For the first time, by using a novel multiple individual bank sensing/writing and a memory bank interleave design, we demonstrate a double date rate 2 (DDR2) DRAM like interface phase-change memory (PCM) for M-type storage class memory applications . The write and read bandwidth is equal to 533MB/s, and the random read latency is 37.5ns, while the write latency is 11.25ns supporting a random write cycle of 176.7ns. In addition, a record high switching speed of 128ns with good resistance distribution is demonstrated with a super-fast Set material.
| Year | Citations | |
|---|---|---|
Page 1
Page 1