EngineeringComputer EngineeringComputer ScienceComputer ArchitectureEmbedded SystemsFault-tolerant ComputingInstruction Set ArchitectureMemory HierarchyMemory Subsystem DesignMicroarchitecture DesignProcessor Core DesignProcessor MicroarchitectureAsynchronous Circuit DesignAsynchronous Digital Circuit DesignAsynchronous FifosHarvard ArchitectureInstruction Set DesignMemory BandwidthMemory Bandwidth OptimizationMicroarchitecture Performance
AMULET3 is the third fully asynchronous implementation of the ARM architecture designed at the University of Manchester. It implements the most recent version of the ARM architecture (v4T), including the Thumb instruction set. Significant architectural changes from its predecessors help achieve higher performance without sacrificing the advantages of asynchronous design and some new power-saving features have been incorporated. This paper outlines the AMULET3 microprocessor core, highlighting where this design differs from its predecessors. Most notable among the changes are the use of a Harvard architecture to increase memory bandwidth and the inclusion of a recorder buffer to handle data forwarding and memory faults.
7
Embedded control problems, Thumb, and the ARM7TDMI
S. Segars, K. Clarke, L. Goudge · IEEE Micro · 1995 · 103 citations
AMULET2e: an asynchronous embedded controller
Steve Furber, Jim Garside, Steve Temple et al. · 2002 · 94 citations