A Low-Noise Self-Oscillating Mixer Using a Balanced VCO Load

Stanley S. K. Ho, Carlos E. Saavedra

IEEE Transactions on Circuits and Systems I Regular Papers · 2011 · 25 citations · 24 references

Concepts

Abstract

A low-noise self-oscillating mixer (SOM) operating from 7.8 to 8.8 GHz is described in this paper. Three different components, the oscillator, the mixer core, and the LNA transconductor stage are assembled in a stacked configuration with full dc current-reuse from the VCO to the mixer to the LNA. The LC-tank oscillator also functions as a double-balanced IF load to the low-noise mixer core. A theoretical expression is given for the conversion gain of the SOM taking into account the time-varying nature of the IF load impedance. Measurements show that the SOM has a minimum DSB noise figure of 4.39 dB and a conversion gain of 11.6 dB. Its input P <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">1 dB</sub> is - 13.6 dBm and its output P <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">1 dB</sub> is - 2.97 dBm, while its IIP3 and OIP3 are - 8.3 dBm and + 3.3 dBm respectively. The chip consumes 12 mW of dc power and it occupies an area of 0.47 mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> without pads.

References

24