2009 · 13 citations · 18 references
EngineeringElectrical EngineeringAnalog ElectronicsDesign AutomationDesign OptimizationIntegrated Circuit DesignLayout EvaluationLayout OptimizationMixed-signal Integrated Circuit DesignMixed-signal IntegrationVery-large-scale Integration LayoutCapacitanceCapacitor PlacementCapacitorsLayout TechniquesMixed-signal LayoutPlacementPlacement AlgorithmsSwitched-capacitor Filters
Capacitance matching is a critical issue in several analog and mixed-signal designs such as switched-capacitor filters, A/D and D/A converters. Using identical unit capacitors in parallel to implement each capacitor in the design, combined with a careful layout, is the best technique to achieve a good capacitance matching. Common-centroid geometry is the most widely used layout technique for matching capacitors, because this placement improves the immunity against process gradients. However, the common-centroid geometry is not the only possible placement that has this feature. In this paper, other possible placements, which are also immune to process gradients, are presented. These alternative geometries are specially suitable for layouts where the number of unit capacitors do not allow a perfect common-centroid placement. Since finding these alternative layouts is a very difficult task, this paper proposes an automated method to find the optimal placement for an array of unit capacitors.
18
Random errors in MOS capacitors
J.-B. Shyu, Gábor C. Temes, Kai Yao · IEEE Journal of Solid-State Circuits · 1982 · 159 citations
Engineering, Computer Engineering, Electrical Engineering +17