Modified transmission line pulse system and transistor test structures for the study of ESD

Abstract

A modified Transmission Line Pulsing System for characterizing transistors under high currents for ESD performance prediction and understanding is presented which can both stress devices and measure damage. Guidelines for transistor test structure design for use with the system are presented and demonstrated for PMOS transistors.