Design and FPGA Implementation of Systolic Array Architecture for Matrix Multiplication

Mahendra Vucha, Arvind Rajawat

International Journal of Computer Applications · 2011 · 35 citations · 6 references

DOIFull text

Open access

Concepts

Abstract

The evolution of computer and Internet has brought demand for powerful and high speed data processing, but in such complex environment fewer methods can provide perfect solution. To handle above addressed issue, parallel computing is proposed as a solution to the contradiction. This paper provides solution for the addressed issues of demand for high speed data processing. This paper demonstrates an effective design for the Matrix Multiplication using Systolic Architecture on Reconfigurable Systems (RS) like Field Programmable Gate Arrays (FPGAs).

References

6